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a  b  s  t  r  a  c  t
We  report  on  C60 based  organic  ﬁeld  effect  transistors  (OFETs)  that  are  well  optimized  for  low  voltage
operation.  By replacing  commonly  used  dielectric  layers  by thin  parylene  ﬁlms  or by  utilizing  different
organic  materials  like  divinyltetramethyldisiloxane-bis(benzocyclo-butene)  (BCB),  low  density  polyethy-
lene (PE)  or  adenine  in  combination  with  aluminum  oxide  (AlOx)  to form  a bilayer  gate  dielectric,  it  was
possible  to signiﬁcantly  increase  the  capacitance  per unit  area  (up  to two  orders  of  magnitude).  Theeywords:
FET
60
igh mobility
ielectric
assembly  of metal-oxide  and  organic  passivation  layer  combines  the  properties  of  the  high  dielectric
constant  of  the  metal  oxide  and  the  good  organic–organic  interface  between  semiconductor  and  insu-
lator  provided  by  a thin  capping  layer  on  top  of  the  AlOx  ﬁlm.  This  results  in  OFETs  that  operate  with
voltages  lower  than 500  mV,  while  exhibiting  ﬁeld  effect  mobilities  exceeding  3  cm2 V−1 s−1.
© 2011 Elsevier B.V. Open access under CC BY-NC-ND license. 
ow voltage
. Introduction
Since the ﬁrst reports on organic ﬁeld effect transistors (OFETs)
n the late 1980s [1],  tremendous progress in OFET technology has
een made [2–4]. Recent investigations have been focused mainly
n the improvement of charge carrier mobility with the result that
rganic devices are now displaying ﬁeld effect mobility values of
ore than 1 cm2 V−1 s−1 and are therefore competing with amor-
hous silicon based devices. A major obstacle on the way  to reach
arge scale industrial application is the lifetime and stability of the
abricated devices. With this respect, signiﬁcant progress has been
ade in the past years as well. On the one hand successful reports
f encapsulation to protect the sensitive organic layer from oxygen
nd water vapor have emerged [5–8]. On the other hand attempts
ave been made in order to ﬁnd materials that exhibit increased
ntrinsic stability under ambient conditions [9].  Another key issue
s represented by the operational voltage of OFETs, which is of criti-
al importance in many thinkable applications, like radio frequency
dentiﬁcation tags or light emitting devices [10–12].  As a matter of
act it is necessary to reduce the applied voltages to values in the
rder of 1 V or lower for any mobile application.
∗ Corresponding author. Tel.: +43 732 2468 9658.
E-mail address: guenther.schwabegger@jku.at (G. Schwabegger).
379-6779     © 2011 Elsevier B.V.  
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Open access under CC BY-NC-ND license. To understand the possibilities to reduce the operating voltages,
it is necessary to take a look on the theoretical background of OFETs.
The conventional equation that describes the dependence of the
source-drain current of an OFET on the applied voltages (Eq. (1))
shows, that in order to reduce the gate- and source-drain-voltages
at a given current value there are three possible paths. Either the
geometry factor W/L, the capacitance per unit area C0, or the mobil-
ity  have to be increased accordingly. The ﬁrst quantity cannot be
altered to a large extent because the channel length L is limited
by the manufacturing procedures, e.g. shadow mask deposition
or printing, to about 10 m.  Furthermore, a reduction of channel
length leads to a domination of the contact resistance over the
channel resistance, which inhibits saturation of the channel cur-
rent [13,14]. A signiﬁcant increase of the channel width W on the
other hand leads to a bigger area necessary for one device, which
represents a drawback for integrated circuits. The second quan-
tity  is a material property and cannot be increased to a large
extent.
ID =
W
L
·  · C0 ·
(
VG − VT −
VD
2
)
· VD (1)There are however two ways to improve the capacitance per unit
area. Firstly, to reduce the thickness of the dielectric layer and sec-
ondly, to use materials with a higher dielectric constant. In the last
10 years a lot of work was published on the topic of high-k materi-
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Fig. 1. Device geometries: (a) BCB-C60
ls applied in low voltage OFETs as reviewed by Ortiz et al. [15]. The
rst attempts using insulators with higher dielectric constant were
eported in 1999 achieving operational voltages in the 5 V regime
n pentacene based OFETs [16,17].  OFETs utilizing high-k dielectrics
ften suffer from problems like charge trapping at the active inter-
ace, high gate leakage or that successive growth of high quality
ayers of organic semiconductors is hindered by high surface rough-
ess [18,19]. Consequently layered structures consisting of high-k
nd standard low-k organic dielectrics were used to combine the
dvantages of both material types.
In this work we pursue the goal to reduce the operational voltage
o values below 1 V. The necessary increase in the geometric capac-
tance C0 is addressed by reducing the thickness of the dielectric
ayer and by using high-k materials. As a starting point we decided
o use state of the art C60 based OFETs with BCB gate dielectric,
ecause they were reported to exhibit good performance parame-
ers like mobility values up to 6 cm2 V−1 s−1 [20]. In this case, the
ncrease of capacitance per unit area can be achieved by reducing
he layer thickness, with the drawback that the leakage current
ises signiﬁcantly. Parylene-C on the other hand allows fabrication
f electrically dense ﬁlms with a thickness reduced by approx-
mately a factor of 10 as compared to BCB. Since the dielectric
onstant of parylene-C is only 3 [21], the utilization of a material
ith higher dielectric constant like a metal oxide became neces-
ary. AlOx exhibits a dielectric constant of 9 and is therefore very
ell suited for this purpose [22], with the only drawback that the
nterface between AlOx and C60 is less favorable as compared to
CB-C60 [23]. Consequently we decided to employ thin organic cap-
ing layers on top of AlOx in order to combine the advantages of
oth high dielectric constants and organic–organic interfaces.
. Experimental
The preparation procedure of bottom gate BCB-C60 OFETs is
escribed in detail elsewhere [20]; the device geometry is shown
n Fig. 1(a) and the layer thicknesses and the aspect ratio W/L of the
evices are presented in Table 1.
In case of the device utilizing parylene-C as a gate dielectric, we
sed a top gate structure as depicted in Fig. 1(b). Clean glass was
sed as a substrate and 60 nm thick Al source and drain contacts
ere deposited through a shadow mask by thermal evaporation at a
ressure of 10−6 mbar. The gate length was L = 80 m and the chan-
el width was  W = 2 mm,  which resulted in a W/L  ratio of 25. Next,
able 1
roperties of investigated devices and materials; |Vmax| is the absolute maximum applied 
hickness of the ﬁrst dielectric layer and d2 is the thickness of the second dielectric layer in
d  stands for adenine. Dielectric constants for AlOx and adenine are taken from [22], for 
BCB Parylene 
|Vmax| (V) 60 4.5 
  (cm2 V−1 s−1) 5.1 4.6 × 10−2
VT (V) 13.2 −3.5 
on/off >106 ∼102.5
C0 (nF cm−2) 1.2 11.8 
ε1[/ε2] 2.65 3 
d1[/d2] (nm) 2000 225 
W  (mm) 3 2 
L  (m) 35 80 Substrate
60-parylene, and (c) AlOx-organic-C60.
300 nm of C60 was  deposited via hot wall epitaxy (HWE) [24] at a
substrate temperature of 150 ◦C and a base pressure of 10−6 mbar,
followed by parylene deposition carried out in a homemade reactor
via a three-zone process. First the dimer di-chloro-di-p-xylylene is
evaporated at a temperature of 100 ◦C, next the vapor is passing
a high temperature zone (700 ◦C) where pyrolysis leads to cleav-
age of the dimers. The resulting monomers are ﬁnally deposited
at room temperature on the sample surface, where they sponta-
neously polymerize to form a transparent and conformal thin ﬁlm.
The process is carried out at a pressure of 10−2 mbar and for the
OFET fabrication a dielectric layer thickness of 225 nm was  used.
The last step was represented by the deposition of a 60 nm thick Al
gate contact through a shadow mask.
The third type of fabricated devices were standard bottom
gate devices, with an inorganic/organic double layer structure gate
dielectric, as sketched in Fig. 1(c). In each case AlOx was used as the
bottom layer, followed by capping with an organic layer. AlOx was
prepared by anodization of a 200 nm layer of vacuum deposited Al
in 0.01 mol citric acid, as explained in detail by Stadler et al. and
references therein [23]. The anodization voltage was VA = 40 V that
led to a ﬁlm with a thickness of ∼52 nm.  In the case of AlOx-BCB
devices, the BCB precursor used in forming stand alone BCB dielec-
tric ﬁlms was diluted in mesithylene to produce ∼10 nm thick spin
coated ﬁlms on AlOx. In the case of adenine, the ﬁlms were formed
by thermal evaporation in an Edwards evaporator at a pressure of
∼10−6 mbar. The ﬁlm thicknesses and deposition rates were 10 nm
and 1 nm s−1 respectively. Low density polyethylene (Aldrich) was
evaporated up to a thickness of 2 nm at a rate of 0.01 nm s−1. Infor-
mation concerning evaporation of polymers, especially PE is given
elsewhere [25–27].  On top of these structures a 300 nm thick C60
layer and 100 nm Al source and drain electrodes were deposited as
in the case of devices built on a dielectric layer consisting of BCB
only.
All measurements were carried out at room temperature under
N2 atmosphere inside a glove box, to avoid exposure to ambient
humidity and oxygen. The transistor characteristics were recorded
with an Agilent E5273A 2-channel-source unit.
3. Results and discussionFirst we  present the starting point of this work, which is a C60
OFET with a 2 m BCB dielectric having a capacitance per unit area
of 1.2 nF cm−2. In Fig. 2(a) the transfer characteristics of this device
gate- or source-drain-voltage in the corresponding transfer characteristic. d1 is the
 the case of bilayer structures (the same is valid for the dielectric constants ε1 + ε2).
BCB from [31] and for parylene from [21].
AlOx-BCB AlOx-Ad AlOx-PE
0.4 0.8 0.75
3.5 3.2 2.9
−3 × 10−3 −0.25 0.39
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Vig. 2. (a) Transfer characteristics of a device using BCB as a dielectric measured at
re presented showing a high on–off ratio of the device (>106).
he red curve shows the OFET characteristics in saturation regime
at VD = 60 V) exhibiting a maximum drain current of ID = 0.56 mA
hereas the green curve shows the leakage current of the device,
hich is always below IG = 25 nA. The charge carrier mobility cal-
ulated from the transfer curve is 5.1 cm2 V−1 s−1 [28]. The inverse
ubthreshold slope is 3.1 V/decade and the threshold voltage is rel-
tively high (VT = 13.2 V). Output characteristics of this device are
hown in Fig. 2(b) at different gate voltages.
To reduce the operational voltages, we replaced BCB with
arylene-C, which allowed us to prepare electrically dense ﬁlms
t a signiﬁcantly reduced layer thickness. These devices were pre-
ared in a top gate structure, since we found that the parylene layer
egrades when used in a bottom gate device, leading to high leak-
ge currents. The reason for this is presumably the heat treatment
f the parylene ﬁlm under high vacuum conditions during the sub-
equent deposition of C60. Top-gate conﬁguration of OFETs offers an
dditional advantage over bottom-gate OFETs, in that the devices
re protected from environmental degradation by encapsulation
ue to the passivation layer deposited on top and hence become
ore stable. The crucial point in the preparation of top-gate OFETs
s the surface roughness of the semiconducting layer, which gives
he active interface where the charge transport takes place. Due
o this restraint, it is not possible to use C60 of high crystallinity
usually prepared with HWE  at a substrate temperature of 250 ◦C
20]), because in this case the surface roughness would be too high.
n optimal trade-off between a ﬂat surface and big crystallites was
ound to be a growth temperature of 150 ◦C for C60. Another point
hat is of major importance is the thickness of the parylene layer. In
rinciple parylene should give conformal pinhole-free layers down
o about 10 nm [29]. However we found that a layer thickness of
25 nm was necessary to generate reliably working devices with a
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ig. 3. (a) Transfer characteristics of a device using parylene-C as a gate insulator measur
G = + 2.5 V.0 V. (b) Corresponding output curves at gate voltages from VG = 0 V to VG = 60 V.
low leakage current, a fact that could be connected to the C60 sur-
face roughness as well. The capacitance of the dielectric layer was
approximately a factor of 10 higher (11.8 nF cm−2) as compared
to the device having BCB as gate dielectric, therefore the required
gate voltage could be reduced signiﬁcantly. After an optimization
of the thickness of the parylene ﬁlm and the surface morphol-
ogy of C60 ﬁlm, we ﬁnally achieved a low operating voltage device
(4.5 V), with a leakage current lower than 0.1 nA. Fig. 3(a) and (b)
shows the characteristics of C60-parylene OFET in top-gate con-
ﬁguration. These OFETs have an on–off ratio of ∼102.5, a mobility
of 4.6 × 10−2 cm2 V−1 s−1 and a threshold voltage of −3.4 V, giving
devices working in depletion mode. The reduced mobility and the
threshold voltage shift as compared to the BCB devices is surprising,
keeping in mind that high performance OFETs employing parylene
as a dielectric were fabricated by other groups [6,30].  In the case
presented in this work, this behaviour could be related to the fact
that the C60 surface is exposed to air during transport from the HWE
to the parylene deposition chamber. Thus contaminants like O2 and
H2O were possibly trapped at the active interface between organic
semiconductor and the dielectric layer.
Further reduction of the operating voltage is presented in Fig. 4.
In this case the operating voltage is reduced to values below 1 V by
changing the dielectric layer from a single layer to a bilayer of AlOx
and a thin organic capping ﬁlm. The metal oxide with a thickness of
52 nm leads to increased capacitance and the organic passivation
layer gives the beneﬁts of the organic–organic interface to improve
the performance of the OFETs. The total capacitance of these devices
is in the range of 90–130 nF cm−2. Notably, the hysteresis is also
very low for all employed capping layers on AlOx. Fig. 4(a) shows
the transfer characteristics of the AlOx/BCB/C60 OFETs working at
very low voltages (0.4 V) exhibiting a relatively high mobility of
3.5 cm2 V−1 s−1 and a very low threshold voltage of approximately
0
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3 × 10−3 V. In part (b) the output characteristics are shown for gate
oltages ranging from 0 V to 0.4 V. Fig. 4(c) and (d) shows the trans-
er and output characteristics of the OFETs fabricated using thin
denine layers as passivation ﬁlms for AlOx. The ﬁeld effect mobil-
ty and threshold voltage values are 3.2 cm2 V−1 s−1 and −0.25 V
espectively. Similarly in Fig. 4(e) and (f) data of OFETs fabricated
n very thin evaporated polyethylene ﬁlms for interface engineer-
ng on the AlOx dielectric layer is presented. The ﬁeld effect mobility
s 2.9 cm2 V−1 s−1 and the threshold voltage is VT = 0.39 V. The col-
ected results and different device parameters are summarized in
able 1.
. Conclusion
We have shown that it is possible to signiﬁcantly reduce the
perational voltage for C60 OFETs by reducing the dielectric layer
hickness and by utilizing materials with high dielectric constants
ike metal oxides. The best performing device presented in this
tudy exhibits a high mobility and is working with a very low
hreshold voltage ( = 3.5 cm2 V−1 s−1 and VT = − 3 × 10−3 V), which
as achieved by replacing a 2 m BCB dielectric layer by a bilayer
tructure consisting of 52 nm AlOx and 10 nm BCB. Thereby the
perating voltage is reduced from 60 V to 0.4 V, permitting fab-
[FET; (c) and (d) AlOx-adenine OFET; (e) and (f) AlOx-PE OFET.
rication of integrated circuits powered by commercially available
batteries.
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